October 03, 2013
The solution architects at Xcelerit have performed another series of benchmark tests, this time comparing the newly released Intel Ivy Bridge processors with the previous-generation Sandy Bridge parts. The 12-core Ivy Bridge (Xeon E5-2697 v2) chips will be tested against the 8-core Sandy Bridge (Xeon E5-2670) using a financial application – a Monte-Carlo LIBOR Swaption Portfolio pricer. The implementation employs the Xcelerit toolkit, which allows compute-intensive applications to benefit from hardware accelerators (GPUs and multicore) with only minor modifications to the source code.
As the Xcelerit blog explains, the biggest difference between the Sandy Bridge and Ivy Bridge line is the processing die shrink from 32nm to 22nm. The reduction in the production process allows more transistors to fit on a chip and enables higher clock rates. In other respects, the designs are very similar, although it's worth noting that Ivy Bridge's 22nm 3D technology lowers power consumption by as much as 50 percent.
The test application comes from the world of quantitative finance. It's a Monte-Carlo simulation that is used to price a portfolio of LIBOR swaptions (financial swap contracts). The blog explains that "thousands of possible future development paths for the LIBOR interest rate are simulated using normally-distributed random numbers." Each development path represents one Monte-Carlo path.
The setup for the experiment is simple. The Xcelerit team runs the same Monte-Carlo application on both the Sandy Bridge and the Ivy Bridge-based servers and compares the outcomes. The test systems, each with two CPUs, are configured with the following specs:
CPU: 2 sockets, Sandy-Bridge (Xeon E5-2670) or Ivy-Bridge (Xeon E5-2697 v2)
HT: Hyper-threading enabled
OS: RedHat Enterprise Linux 6.4 (64bit)
Compiler: GCC 4.4
Xcelerit SDK: version 2.2.2
The total run time takes into account the execution time of the full application, inclusive of data transfers, random number generation and reduction (part of the algorithm).
|Paths||Speedup Ivy-Bridge vs. Sandy-Bridge|
The results show that for all number of paths taken, Ivy Bridge outperforms its predecessor. In a linear fashion, the higher the number of paths, the greater the speedup, all the way up to 1.5 speedup for the highest number of paths. The Xcelerit team explains that this reflects the increase in cores from 8 to 12 per chip, stating: "The benefits of the new Ivy-Bridge for financial Monte-Carlo applications can be clearly seen here."
10/30/2013 | Cray, DDN, Mellanox, NetApp, ScaleMP, Supermicro, Xyratex | Creating data is easy… the challenge is getting it to the right place to make use of it. This paper discusses fresh solutions that can directly increase I/O efficiency, and the applications of these solutions to current, and new technology infrastructures.
10/01/2013 | IBM | A new trend is developing in the HPC space that is also affecting enterprise computing productivity with the arrival of “ultra-dense” hyper-scale servers.
Ken Claffey, SVP and General Manager at Xyratex, presents ClusterStor at the Vendor Showdown at ISC13 in Leipzig, Germany.
Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?