June 10, 2013
KNOXVILLE, Tenn., June 10 -- The Beacon project at the National Institute for Computational Sciences (NICS) took a major step forward today with the news that Allinea Software’s development tools are now available on the ground breaking Intel Xeon Phi coprocessor-based system.
The NICS Beacon machine was at the top of the November 2012 Green 500 list for energy efficiency - thanks to having four Intel Xeon Phi coprocessor cards per node that provide the overwhelming majority of the 210 Teraflops provided by the system.
Providing 2.5 Gigaflops per watt, the 11,520 Intel Xeon Phi coprocessor cores and 768 Intel Xeon processor cores are part of a project that is funded by the National Science Foundation (NSF) to port and optimize scientific codes to the Intel Xeon Phi coprocessor. Codes already identified for early attention include OMEN, ENZO, MADNESS, NWChem, Amber, MILC, and MAGMA -- covering a broad spectrum of applications in nano-electronics, astrophysics, chemistry, biochemistry, subatomic physics, and applied mathematics.
"Our mission is to optimize scientific applications. Our users want to get substantial gains in performance and energy efficiency, in a straightforward manner, as they port and optimize their codes to Beacon,” said Dr. Glenn Brook, Chief Technology Officer at NICS. "The clean, scalable tools provided by Allinea help make that possible. Allinea MAP enables our users to carefully study application performance and to easily identify critical sections of code for optimization, while Allinea DDT provides the parallel debugging capabilities necessary to track down the sources of any problems that arise during the optimization work. Together in a unified environment, Allinea's tools are expected to significantly reduce the development burden on our users, thereby freeing them to focus more completely on their science."
“Many of the applications running on Beacon will be running across the entire cluster, making tools that can profile and debug the whole application at scale a tremendous resource for application developers, ” remarked James Reinders, Director of Parallel Programming at Intel. “The availability of such tools in a unified environment from Allinea is a welcome addition to the Intel Xeon Phi coprocessor software environment to help enable important large-scale, production HPC usage.”
“The Beacon system has achieved incredible results in terms of energy efficiency.” remarked David Lecomber, COO of Allinea, “We are excited to have NICS take up our debugging and profiling tools as they tackle the next step to transform key applications so that they realize this gain for real science. With such a diverse and distributed user base, providing scalable, easy to use tools right up to the full mix of 12,288 cores is a major enabling step towards their goal.”
Allinea Software will be exhibiting the latest advances in software development tools for HPC at the International Supercomputing Conference, ISC’ 13, Leipzig - June 17-19th 2013.
Source: Allinea Software
10/30/2013 | Cray, DDN, Mellanox, NetApp, ScaleMP, Supermicro, Xyratex | Creating data is easy… the challenge is getting it to the right place to make use of it. This paper discusses fresh solutions that can directly increase I/O efficiency, and the applications of these solutions to current, and new technology infrastructures.
10/01/2013 | IBM | A new trend is developing in the HPC space that is also affecting enterprise computing productivity with the arrival of “ultra-dense” hyper-scale servers.
Ken Claffey, SVP and General Manager at Xyratex, presents ClusterStor at the Vendor Showdown at ISC13 in Leipzig, Germany.
Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?