September 17, 2012
Santa Clara, Calif., Sept 14 — Intilop, Inc. a pioneer and a recognized leader in providing Ultra-Low latency networking Mega IP building blocks, systems and solutions, announced they will showcase their 4th Gen. 76 nanosecond SX-Series 10G Ultra-Low latency TOE fully integrated with Intilop’s ultra-low-latency EMAC and Altera_PHY Mega IP cores running on BittWare’s Stratix V S5PE FPGA board. The live demo will be showcased on September 19, 2012 at the HPC Wall Street Conference at Roosevelt Hotel in New York City.
“It was a significant achievement to port our TCP Offload Mega-IP blocks and system solutions on the BittWare S5PE board with Stratix-V FPGA to deliver one-way ultra-low latency of 225 nanoseconds. Our Full TCP processing Mega IP-Cores take full advantage of all the architectural features in the Stratix-V FPGA, plus S5PE board design to deliver 100% deterministic ultra-low latency, 94% bandwidth and close to 1.8 million TCP transactions per sec.”, said K Masood, President and CTO of Intilop.
“Our S5PE board based on the leading-edge 28nm Stratix-V FPGA from Altera coupled with Intilop’s TCP processing IP-Cores, delivers the best lowest latency solution for FPGA Acceleration in Financial Applications.” said Darren Taylor SVP- Sales & Marketing at BittWare.
“This collaborative effort provides the highest performance, lowest latency data processing engine for financial applications”, said David McIntyre, senior business manager for Altera’s computer and storage business unit.
Intilop’s TCP Processing solutions on BittWare S5PE board with Altera Stratix-V FPGA based trading solutions are tailored for Financial Applications for High Frequency Traders, Trading Exchanges, Banks, Trading Firms and Financial Institutions that want to accelerate their networks for market data Feed-handlers, FIX Engines, Ticker Plants, Pre-Trade risk checking (Sec. reg. 15c 3-5), Order Books, Symbol Filtering, Matching Engines & Trade selection, Arbitrage, Algorithmic Trading, Micro-Burst handling, and In-house Proprietary trading schemes.
The live demonstrations will be at the HPC Wall Street Conference on September 19th, at Booth No. 318, Roosevelt Hotel, 70 Vanderbilt Ave, (between East 46th and East 45th Streets), New York, NY 10017, phone: 212-661-9600.
Intilop is a developer and pioneer in advanced networking silicon IP and system solutions, custom hardware solutions, SoC/ASIC/FPGA integrator and total system solutions provider for Networking, Network Security, storage and Embedded Systems. They offer silicon proven semiconductor IPs with comprehensive hardware and software solutions.
10/30/2013 | Cray, DDN, Mellanox, NetApp, ScaleMP, Supermicro, Xyratex | Creating data is easy… the challenge is getting it to the right place to make use of it. This paper discusses fresh solutions that can directly increase I/O efficiency, and the applications of these solutions to current, and new technology infrastructures.
10/01/2013 | IBM | A new trend is developing in the HPC space that is also affecting enterprise computing productivity with the arrival of “ultra-dense” hyper-scale servers.
Ken Claffey, SVP and General Manager at Xyratex, presents ClusterStor at the Vendor Showdown at ISC13 in Leipzig, Germany.
Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?