May 10, 2012
Memory manufacturers are gearing up DDR4, the industry’s the next-generation DRAM standard. While new technology typically draws an air of excitement and possibility, the next iteration of DDR memory has received a mixed reaction from Ars Technica.
The Joint Electronic Devices Engineering Council (JEDEC) creates memory standards and is close to finalizing the DDR4 standard. Currently, DDR4 is a draft specification. This means any modules manufactured between now and the time DDR4 becomes an official spec, might not be compatible with their intended devices. But a number of DRAM vendors, including Micron, Samsung, and Hynix, are looking to ship the technology this year.
While manufacturing to an unofficial spec is not a typical practice, it’s not the first time vendors have chosen this path. Prior to the IEEE 802.11n standard, home networking companies were selling draft-n home routers and network adapters to end-users. However in this case, there are no devices that can utilize draft DDR4 memory modules.
While industry adoption of the new memory technology is probably a couple of years away, KitGuru suggested that manufacturers are pushing for DDR4 because of marketplace conditions, writing, “The memory market is still in an unstable state due to the near collapse of one of the biggest manufactures Elpida, and it is hoped that the early release of DDR4 memory will again [stabilize] the market.”
Last August, JEDEC announced a number of elements in the draft DDR4 spec. The new memory is set to double transfer rates while consuming 20 percent less energy than its DDR3 predecessor. Specifically, it will perform 3.2 billion transfers per second while consuming a maximum of 1.2 volts.
A main feature of DDR4 memory is its use of point-to-point connections between memory modules and the CPU controller. This is an advantage over shared memory channels that exist between individual modules and the CPU’s memory controller.
While the architecture helps memory performance, the process of manufacturing becomes more complex as more memory modules result in more point-to-point connections.
Earlier this week, Micron announced that it has developed a DDR4 chip ready for testing. Unfortunately, it falls short of the JEDEC’s draft spec, able to handle 2.4 billion transfers per second (so 8 million short). Micron and other vendors will have time to improve their process, as Intel has no plans to incorporate the new memory technology into its roadmap until 2014.
DDR4 carries the promise of better power efficiency and higher bandwidth than the current DDR3 technology. Memory vendors appear to view their practice of early manufacturing as a means to gain market dominance and sell higher-margin parts. The strategy is risky though and could result in incompatible hardware or rejection in the marketplace.
Full story at Ars Technica
10/30/2013 | Cray, DDN, Mellanox, NetApp, ScaleMP, Supermicro, Xyratex | Creating data is easy… the challenge is getting it to the right place to make use of it. This paper discusses fresh solutions that can directly increase I/O efficiency, and the applications of these solutions to current, and new technology infrastructures.
10/01/2013 | IBM | A new trend is developing in the HPC space that is also affecting enterprise computing productivity with the arrival of “ultra-dense” hyper-scale servers.
Ken Claffey, SVP and General Manager at Xyratex, presents ClusterStor at the Vendor Showdown at ISC13 in Leipzig, Germany.
Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?