November 15, 2009
NVIDIA has announced the first Fermi GPU products here at the Supercomputing Conference (SC09) in Portland, Oregon, where thousands of attendees will get a chance to see the company's next-generation chip in action. The GPUs will first touch down in NVIDIA's new Tesla 20-series products aimed at HPC workstations and servers. The company will be demonstrating the new hardware at its booth on the SC09 exhibition floor, starting on Tuesday.
For those of you who somehow missed the big Fermi unveiling in September, NVIDIA's latest GPU looks and acts much like a vector processor. The new architecture offers double-precision (DP) floating point performance north of 500 gigaflops per chip, systematic support for ECC memory, L1 and L2 caches, GDDR5 support, and a raft of new features to make the processor more programmer friendly, including C++ support. In short, Fermi is designed as a true computational GPU that is designed to offer a much wider application aperture for HPC, visual computing and data analytics than any previous graphics processor.
What they announced this week at SC09 were four Tesla 20 offerings -- the C2050 and C2070 for workstations, and the S2050 and S2070 for 1U servers. What follows are the specs the company is quoting today, but since the products won't hit the streets until next year, NVIDIA cautions that these numbers are "subject to change."
Unlike the Tesla 10-series, which came standard with 4 GB of on-board memory per GPU, the first 20-series products are offering two memory configurations. The x2050 models come with 3 GB per GPU (2.625 GB per GPU with ECC enabled), while the x2070 models double that to 6 GB per GPU (5.25 GB per GPU with ECC enabled). Local memory capacity is quite important to these devices since the new Teslas use the PCI Express bus to transfer data back and forth to the CPU. So to avoid the time-consuming data shuffling, it pays to have the entire data set the GPU is operating in its local memory.
NVIDIA is planning for volume deployment of the new Teslas starting in May 2010. That's probably later than the company would have preferred, given that there are plenty of users who would like to get their hands on them today. But with no equivalent technology in the HPC market, NVIDIA can afford to slip and slide a bit with the rollout. Fortunately, developers can get a jump start on their codes today. The CUDA C/C++ 3.0 beta, which incorporates Fermi support, is already available for download on NVIDIA's Web site.
When the new hardware does arrive, it will look much the same as the 10-series boards. As before, the workstation Teslas are populated with a single GPU, but because it's Fermi technology, they a deliver a lot more peak DP horsepower -- between 520 to 630 DP per chip. That means that a Dell or HP workstation, which can house two of these cards, can provide well over a teraflop. NVIDIA quotes typical power draw at 190W, with a maximum of 225W. That's a significant bump from the peak draw of the current C1060s at 187.8W, but since double precision performance is several times higher on the new parts, performance per watt is much improved.
The Tesla server boards contains four Fermi GPUs, and provide between 2.1 and 2.5 teraflops of DP -- pretty amazing figures for a 1U box. Again, there's a power penalty: 900W under a typical load, with a maximum of 1200W. That's roughly twice the power draw of a typical x86 dual-socket 1U server. However, since the fastest x86 server chips churn out roughly 100 peak gigaflops per CPU, a Tesla server is going to be about five times better in the performance per watt department.
GPUs have an additional advantage. Compared to a graphics memory, CPU memory tends to be much more bandwidth constrained, thus it is comparatively more difficult to extract all the theoretical FLOPS from the processor. This is one of the principal reasons that performance on data-intensive apps almost never scales linearly on multicore CPUs. GPU architectures, on the other hand, have always been designed as data throughput processors, so the FLOPS to bandwidth ratio is much more favorable.
Compared to a quad-core x86 CPU, application speedups of 10x -200x are fairly typical on the current generation 10-series. For example, using the C1060, users have demonstrated a 31x speedup for seismic processing, 83x for certain financial computing applications, and 17x on some molecular dynamics codes. Those numbers are bound to improve further once the Fermi-equipped Teslas are in the field.
Beyond the performance numbers, NVIDIA thinks its best story is really price-performance. But first you have to get past the up-front costs. The new Teslas are not cheap. Suggested retail pricing for the 20-series lineup is as follows: C2050 ($2,499), C2070 ($3,999), S2050 ($12,995) and S2070 ($18,995), which works out to about twice the cost of the current 10-series Teslas: C1060 ($1,299) and S1070 ($8,995). From a capability point of view, though, the Fermi GPUs offer a lot more computational power and application range.
Keep in mind that while the double precision floating point performance for the 20-series parts has improved by a factor of 7 or 8, single precision (SP) performance will get a much more modest bump. Assuming the advertised 2:1 ratio for SP:DP FLOPS, single precision performance will only increase by about 20 percent compared to the Tesla 10s. That's significant, but it might not be worth the extra cost if your application uses mostly single precision and you don't require the other dandy capabilities that come with Fermi.
The bottom line is that in 2010, $5,000 can buy you a teraflop of hardware. That's roughly a 10-fold improvement in price-performance compared to an equivalent CPU-based system. Of course, you have to factor in that you need a bunch of CPU hardware to drive the GPUs -- at the minimum, one CPU core per graphics processor. By NVIDIA's reckoning, a 17 teraflop HPC cluster that makes maximum use of Tesla 20 hardware would run about $250K, while an equivalent CPU-only cluster would cost a $1 million. But because of reduced power and cooling costs, the GPU-accelerated cluster will rack up additional savings over the lifetime of the system.
By offering high performance computing at a fraction of its current cost, NVIDIA is betting that GPU-based HPC will not only become commonplace, but will grow the market. Application deployments that just weren't economically feasible to do with CPUs should now become quite attractive. When the new Teslas come online next year, this will be an especially important trend to watch.
10/30/2013 | Cray, DDN, Mellanox, NetApp, ScaleMP, Supermicro, Xyratex | Creating data is easy… the challenge is getting it to the right place to make use of it. This paper discusses fresh solutions that can directly increase I/O efficiency, and the applications of these solutions to current, and new technology infrastructures.
10/01/2013 | IBM | A new trend is developing in the HPC space that is also affecting enterprise computing productivity with the arrival of “ultra-dense” hyper-scale servers.
Ken Claffey, SVP and General Manager at Xyratex, presents ClusterStor at the Vendor Showdown at ISC13 in Leipzig, Germany.
Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?