Bill Dally Sees Central Role for the GPU in Supercomputing

By Michael Feldman

October 5, 2009

Before Bill Dally joined NVIDIA as its chief scientist earlier this year, he had already enjoyed a long and accomplished career in academia, first at Caltech, then MIT, and finally at Stanford University. Along the way, he published over 200 research papers, and authored two textbooks, and collected IEEE’s Seymour Cray and ACM’s Maurice Wilkes awards.

But it wasn’t just about teaching and research. At heart, Dally is an architect and developer of parallel computing technology and holds over 50 patents in the field. While at Caltech, he designed the MOSSIM Simulation Engine and the Torus Routing chip. Later at MIT he developed two experimental parallel computer systems, the J-Machine and the M-Machine. His last 12 years have been spent at Stanford, where he helped develop the system architecture and networking technology found in most large parallel computers today. He also cofounded two commercial ventures: Velio Communications Inc., a company that built high performance communications chips (and which was later acquired by LSI); and Stream Processors Inc., a fabless semiconductor firm that offers parallel processors for embedded markets.

Over the past three years, NVIDIA’s move into the GPU computing space found resonance with Dally’s lifelong interest in parallel computing. In January of this year, NVIDIA CEO Jen-Hsun Huang enticed him to come work for the company as its new chief scientist. By then, NVIDIA’s future GPU architecture, Fermi, was already well into its development, giving Dally a clear indication of where the company was investing its future.

I got a chance to speak with Dally last week at the GPU Technology Conference in San Jose, California, and asked him why he chose to move from academia to NVIDIA, the significance of the Fermi architecture, and the future of GPU computing.

HPCwire: Bill, what drew you to come work for NVIDIA?

Bill Dally: That’s a good question. In many ways, I sort of had the dream job: a professor at Stanford, with brilliant colleagues and students around, and interesting problems to work on. But over a series of conversations with Jen-Hsun, he convinced me that it was a compelling opportunity to come here and define, not just the future of GPUs, but the future of computing as a whole. That just seemed like too exciting a thing to pass up.

HPCwire: Let’s jump into some of the news announced at the conference. The big announcement, of course, is Fermi, the new GPU architecture NVIDIA unveiled here. You’ve been talking quite a bit about it this week. How much were you involved in Fermi work?

Dally: Very little. I was actually involved in the architecture of the G80, as a consultant back in 2003. But by the time I joined the company in January, the architecture was largely done, and it was in the implementation phases. I did get involved in some implementation and circuit issues with Fermi. In particular, there were synchronizers that I helped to further improve the performance of, in collaboration with some of the circuit designers at NVIDIA.

HPCwire: There has already been a lot of talk about Fermi’s impact on high performance computing. What do think will be Fermi’s effect on supercomputing, from the low end to the high end, over the next couple of years?

Dally: I think it’s going to be huge. We’re in a situation — I talked about in my session yesterday — where GPU computing is at the tipping point. We already have the work of the pioneers, who have already gone to tremendous effort getting numerous applications — fluid dynamics applications, solid mechanics applications, analysis of genomic sequences, analysis of neural models — running on GPUs with tremendous speedups. We’ve seen 40x to 200x speedups over CPU performance and tremendous power savings. But it really hasn’t been the mainstream solution for high performance computing. It’s been in the niche.

I think there are really two main reasons for that: double precision performance and ECC. When we would go and talk with customers who wanted to build really large clusters, the ECC issue would always come up. They said if you want to build mission-critical applications, if you want to build a large cluster, it has to have ECC, or you can’t play with the big boys. Obviously we listened to that, and Fermi has ECC.

If you look at the one area where GPU computing has really taken off so far, it’s oil and gas exploration — for both seismic analysis and reservoir simulation. I think a big reason why that is one of the first areas to take off is because it can make very good use of single precision.

We heard how Bloomberg used GPUs for their bond pricing. Even though that’s a double precision application, they were able to get enough gains from the GT200, which has just one-eighth the double precision performance of Fermi. Now we’ve basically taken care of the two big obstacles for everybody.

When we start talking to people who want to build a huge cluster for the top one or top 10 of the TOP500 list, and they say, “We need to make it fit in this power envelope. We can’t do that with CPUs.” And they say, “What are the other alternatives?” Even with something like a Cell [processor], they can’t do it. The only way they can really do this is with GPU computing. I think we’re really poised for GPU computing to become the standard way of doing high performance computing.

The real rate limiter here is going to be porting of codes. It’s going to be limited by how people can take important codes and move them over to run on the GPU.

HPCwire: At one of the sessions here at the conference, there was talk about exaflop computing, a milestone which we’re supposed to hit in about nine years. Do you think GPU computing is going to be an integral part of that?

Dally: I think GPU computing is going to be the central part of any serious exascale effort. I was actually an author of that exascale report that [Cray CTO] Steve Scott had in his presentation. The reason is that — and Jen-Hsun made this point really well in his keynote presentation — GPUs are throughput computers. They’re optimized to deliver performance per dollar, per unit power, and per unit area for [applications] with plenty of parallelism.

In contrast, CPUs optimize for latency. They spend a lot of die area and a lot of power optimizing single thread performance and doing speculative computation: predicting branches and so on. All of that costs area and power, and doesn’t give you more FLOPS.

To get to exascale, it’s all about FLOPS per watt. It’s all about how efficiently you can perform computations, and GPUs are optimized for FLOPS per watt. They are the ideal throughput computer. Over time, they are going to evolve from their current position of being graphics devices that people are using to do computing to being really awesome throughput computing devices that can do both computing and graphics very well.

HPCwire: Is NVIDIA committed to the GPU-as-coprocessor model for the foreseeable future, or are you guys starting to think about integrating a sequential processor in the GPU at some point?

Dally: At some point that may make sense. If you look at today though, nobody’s asking us to make slower GPUs. Integration is an economic decision. The question is if it’s cheaper to put two functions on one chip or is it cheaper and more flexible to have two separate chips. And the answer today is that it’s more flexible to have two separate chips. With the ability to have a single address space that we provide, it doesn’t really matter which chip the CPU or the GPU are on. You want to have the bulk of the memory on the GPU side, so that you can be doing your calculations there. The time to launch threads is not limited by the PCIe connection. It may be limited a little by the driver software on the CPU, but integrating that on-board wouldn’t reduce that overhead in any substantial way.

So the only argument would be: “At what point in time would you be willing to carve out some die area, and make your GPU slower, and limit the flexibility of what GPUs you could match with CPUs to get the economic benefits of integration?” We don’t see that happening yet — at least at the high end.

At the low end, we do in fact do exactly that. Our Tegra product incorporates a GPU, a number of fixed function accelerators, and two ARM cores to make a really compelling system on a chip for mobile applications. At that low end of the spectrum, people don’t need the fastest possible GPU. But they do need an integrated solution that reduces the cost, the power, and the form factor. For mobile applications, all three of those features are critical, but for the high end parts, that’s not in the cards for the near future.
 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire