February 25, 2013
BARCELONA, Spain and SAN FRANCISCO, Calif., Feb. 25 — Procera Networks, Inc., the global intelligent policy enforcement company and Tilera Corporation, the leader in 64-bit TILE-Gx manycore general purpose processors, today announced they have achieved 200Gbps of Deep Packet Inspection (DPI) performance deploying the Procera Network Application Visibility Library (NAVL) on TILExtreme-Gx Duo platform, utilizing approximately 70 percent of the TILE-Gx cores.
This industry-best performance addresses the growing requirements of telecommunications and enterprise security providers to implement application-aware policies to efficiently manage their networks without sacrificing user quality of experience (QoE). The solution can be deployed in a variety of networking scenarios including Network Security (IDS/IPS, DPI, DLP), Cyber Security, Network Monitoring, Data Forensics, Analytics and Big Data processing.
"With traffic volume and application types exploding in service provider and enterprise networks, there is a growing demand for high-throughput, accurate and real-time DPI to enable network optimization and tiered billing," said Jason Richards, senior vice president of business development for Procera Networks. "The accuracy and breadth of applications and protocols supported by the Procera NAVL DPI engine, coupled with the 200Gbps throughput we have achieved on the TILE-Gx, is the perfect solution to meet this rapidly growing and complex demand."
Tilera's TILExtreme-Gx Duo platform packs 288 cores with eight TILE-Gx36 processors in a compact 1U rack mountable device. The TILE-Gx manycore processor ranges from 9 cores to up to 72 cores, and is available in various form factors from half-length PCIe cards to 288 cores in a 1U chassis. This enables customers to choose 5Gbps, 10Gbps, 40Gbps, 100Gbps or 200Gbps DPI solutions depending on the overall solution requirements.
"We have once again shattered the record books by delivering the industry's highest performance per watt DPI solution with our TILE-Gx 64-bit processor," said Michael Zimmerman, vice president of marketing for Tilera Corporation. "Our focus on standard software programmability, maximizing performance per watt and scalability enabled us to deliver such high performance. Further, this solution utilizes about 70 percent of the available processing on the platform, leaving the rest for other functions -- such as billing, policy enforcement and end user customization."
Procera's NAVL is an easily integrated DPI engine, providing real-time, Layer-7 classification of network application traffic. NAVL enhances telecommunications providers' abilities to provide a variety of application-aware functions to ensure equitable access to resources by all users and to create tiered classes of service for billing. Procera's NAVL DPI engine and OEM products are the result of its recent acquisition of Vineyard Networks.
Tilera and Procera Networks will demonstrate these capabilities at Mobile World Congress in Barcelona at the Fira Gran Via, February 25-28, 2013 in hall 5 stand 5I10 and at RSA in San Francisco at the Moscone Convention Center, February 25-March 1, 2013 in booth #2739.
Tilera Corporation is the developer of the highest performance, low-power, general purpose manycore processors. Tilera is headquartered in San Jose, Calif., with additional locations worldwide.
About Procera Networks, Inc.
Procera Networks Inc. delivers Intelligent Policy Enforcement solutions designed for carriers, service providers and enterprises worldwide. Procera's PacketLogic solutions provide actionable intelligence and policy enforcement to ensure a high quality experience for any Internet connected devices. Network operators deploy Procera's technology to enable real-time visibility, superior performance and scalability, and deliver personalized services for millions of enterprises and consumers.
Source: Procera Networks
10/30/2013 | Cray, DDN, Mellanox, NetApp, ScaleMP, Supermicro, Xyratex | Creating data is easy… the challenge is getting it to the right place to make use of it. This paper discusses fresh solutions that can directly increase I/O efficiency, and the applications of these solutions to current, and new technology infrastructures.
10/01/2013 | IBM | A new trend is developing in the HPC space that is also affecting enterprise computing productivity with the arrival of “ultra-dense” hyper-scale servers.
Ken Claffey, SVP and General Manager at Xyratex, presents ClusterStor at the Vendor Showdown at ISC13 in Leipzig, Germany.
Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?