June 22, 2011
SAN FRANCISCO, June 21, 2011 – STRUCTURE 2011 – Tilera Corporation, the leader in manycore general purpose microprocessors, today unveiled the TILE-Gx 3000 processor family specifically designed for today's most common cloud computing applications. Co-developed with some of the world's largest Internet brands, the TILE-Gx 3000 processors are optimized for cloud datacenters. The family delivers a 10-fold performance-per-watt advantage over Intel's SandyBridge processor family by supplying an unprecedented reduction in total system power consumption and footprint, and provides an estimated 50 percent reduction in total cost of ownership (TCO).
"We have been working with the largest cloud computing companies for two years to design a processor that addresses their biggest pain points. The TILE-Gx 3000 series has features like 64-bit processing, virtualization support and high processor frequency, which were specifically implemented for our web customers," says Ihab Bishara, Director of Server Solutions, Tilera. "The era of 20-30 percent incremental gains is over. The Gx-3000 series provides the order of magnitude improvements the industry is looking for."
The TILE-Gx 3000 series processors target scale-out datacenters running throughput-oriented applications including:
The TILEGx-3000 series includes three processors to address different market segments.
|Part Number||Core Count||Cache||DDR3||PCIe 2.0 Controllers||Ethernet Ports||Power||Availability|
|Gx3036||36||12 MB||Dual channels||1 x8 port||2 x 1 Gb||20 W||Q3 2011|
|1 x4 port||2 x 10 Gb|
|Gx3064||64||20 MB||Quad channels||2 x8 port||2 x 1 Gb||35 W||Q1 2012|
|1 x4 port||2 x 10 Gb|
|Gx3100||100||32M B||Quad channels||2 x8 port||2 x 1 Gb||48 W||Q1 2012|
|1 x4 port||2 x 10 Gb|
The TILE-Gx 3000 series was developed using the 40 nanometer TSMC fabrication process. Each core features a powerful three-issue, 64-bit ALU with an advanced virtual memory system. Each core includes 32 kilobytes (kB) of L1 I-cache, 32 kB of L1 D-cache and 256 kB L2 cache, with up to 32 megabytes L3 coherent cache across the device. Processor utilization is optimized using advanced memory stripping that utilizes up to 4 integrated 72-bit DDR3 memory controllers that support up to one terabyte (TB) total capacity. The TILE-Gx 3000 series integrates smart NIC hardware for preprocessing, load balancing, and buffer management of incoming traffic.
"We are seeing significant growth in the NoSQL database market with deployments of hundreds and thousands of servers in major web properties," said Steven Mih, Vice President of Business Development, Couchbase. "Together the Tilera Gx and Couchbase solution provide the high performance data layer our customers need, but with unbelievably low power consumption."
General Purpose Software:
The TILE-Gx 3000 family was designed to handle all of the most common 64-bit cloud applications. The TILE architecture is supported with the latest Linux release (2.6.36) enabling users to get their Linux-based applications up and running easily.
The first of the TILE-Gx family of processors, the 36-cores device, will be sampling in July of 2011, with the 64 and 100-core devices available early in 2012.
Meet Tilera at Structure 2011
Representatives from Tilera will be at the GigaOM's Structure 2011 event to be held on Wednesday and Thursday, June 22 and 23, at the Mission Bay Conference Center at UCSF in San Francisco. Stop by our booth exhibit if you are interested in the TILE-Gx 3000 early access program. Tilera executives will speak in three separate sessions. On Wednesday, Bishara will be co-presenting a working shop with Couchbase executive Steven Mih called "Tilera + Couchbase: Get Your Cake and Eat It Too," at 12:30 p.m. in room two. On Thursday, Tilera CTO Dr. Anant Agarwal will be speaking on a panel titled "Piecing Together the Next-Generation of the Cloud," at 1:40 p.m. And Tilera CEO Omid Tahernia will speaking on a panel titled "Computer at the Crossroads: What Hardware Will Reign in the Clouds?," at 4:40 p.m.
Tilera Corporation is the developer of the highest performance manycore microprocessors in the world. The company is headquartered in San Jose, Calif., with additional locations worldwide. For more information, visit www.tilera.com.
Source: Tilera Corp.
10/30/2013 | Cray, DDN, Mellanox, NetApp, ScaleMP, Supermicro, Xyratex | Creating data is easy… the challenge is getting it to the right place to make use of it. This paper discusses fresh solutions that can directly increase I/O efficiency, and the applications of these solutions to current, and new technology infrastructures.
10/01/2013 | IBM | A new trend is developing in the HPC space that is also affecting enterprise computing productivity with the arrival of “ultra-dense” hyper-scale servers.
Ken Claffey, SVP and General Manager at Xyratex, presents ClusterStor at the Vendor Showdown at ISC13 in Leipzig, Germany.
Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?